2 ******************************************************************************
\r
3 * @file stm32f4xx_ll_usb.h
\r
4 * @author MCD Application Team
\r
6 * @date 18-February-2014
\r
7 * @brief Header file of USB Core HAL module.
\r
8 ******************************************************************************
\r
11 * <h2><center>© COPYRIGHT(c) 2014 STMicroelectronics</center></h2>
\r
13 * Redistribution and use in source and binary forms, with or without modification,
\r
14 * are permitted provided that the following conditions are met:
\r
15 * 1. Redistributions of source code must retain the above copyright notice,
\r
16 * this list of conditions and the following disclaimer.
\r
17 * 2. Redistributions in binary form must reproduce the above copyright notice,
\r
18 * this list of conditions and the following disclaimer in the documentation
\r
19 * and/or other materials provided with the distribution.
\r
20 * 3. Neither the name of STMicroelectronics nor the names of its contributors
\r
21 * may be used to endorse or promote products derived from this software
\r
22 * without specific prior written permission.
\r
24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
\r
25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
\r
26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
\r
27 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
\r
28 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
\r
29 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
\r
30 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
\r
31 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
\r
32 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
\r
33 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
\r
35 ******************************************************************************
\r
38 /* Define to prevent recursive inclusion -------------------------------------*/
\r
39 #ifndef __STM32F4xx_LL_USB_H
\r
40 #define __STM32F4xx_LL_USB_H
\r
46 /* Includes ------------------------------------------------------------------*/
\r
47 #include "stm32f4xx_hal_def.h"
\r
49 /** @addtogroup STM32F4xx_HAL
\r
53 /** @addtogroup USB_Core
\r
57 /* Exported types ------------------------------------------------------------*/
\r
60 * @brief USB Mode definition
\r
64 USB_OTG_DEVICE_MODE = 0,
\r
65 USB_OTG_HOST_MODE = 1,
\r
66 USB_OTG_DRD_MODE = 2
\r
68 }USB_OTG_ModeTypeDef;
\r
71 * @brief URB States definition
\r
81 }USB_OTG_URBStateTypeDef;
\r
84 * @brief Host channel States definition
\r
97 }USB_OTG_HCStateTypeDef;
\r
100 * @brief PCD Initialization Structure definition
\r
104 uint32_t dev_endpoints; /*!< Device Endpoints number.
\r
105 This parameter depends on the used USB core.
\r
106 This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
\r
108 uint32_t Host_channels; /*!< Host Channels number.
\r
109 This parameter Depends on the used USB core.
\r
110 This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
\r
112 uint32_t speed; /*!< USB Core speed.
\r
113 This parameter can be any value of @ref USB_Core_Speed_ */
\r
115 uint32_t dma_enable; /*!< Enable or disable of the USB embedded DMA. */
\r
117 uint32_t ep0_mps; /*!< Set the Endpoint 0 Max Packet size.
\r
118 This parameter can be any value of @ref USB_EP0_MPS_ */
\r
120 uint32_t phy_itface; /*!< Select the used PHY interface.
\r
121 This parameter can be any value of @ref USB_Core_PHY_ */
\r
123 uint32_t Sof_enable; /*!< Enable or disable the output of the SOF signal. */
\r
125 uint32_t low_power_enable; /*!< Enable or disable the low power mode. */
\r
127 uint32_t vbus_sensing_enable; /*!< Enable or disable the VBUS Sensing feature. */
\r
129 uint32_t use_dedicated_ep1; /*!< Enable or disable the use of the dedicated EP1 interrupt. */
\r
131 uint32_t use_external_vbus; /*!< Enable or disable the use of the external VBUS. */
\r
133 }USB_OTG_CfgTypeDef;
\r
137 uint8_t num; /*!< Endpoint number
\r
138 This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
\r
140 uint8_t is_in; /*!< Endpoint direction
\r
141 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
\r
143 uint8_t is_stall; /*!< Endpoint stall condition
\r
144 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
\r
146 uint8_t type; /*!< Endpoint type
\r
147 This parameter can be any value of @ref USB_EP_Type_ */
\r
149 uint8_t data_pid_start; /*!< Initial data PID
\r
150 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
\r
152 uint8_t even_odd_frame; /*!< IFrame parity
\r
153 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
\r
155 uint16_t tx_fifo_num; /*!< Transmission FIFO number
\r
156 This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
\r
158 uint32_t maxpacket; /*!< Endpoint Max packet size
\r
159 This parameter must be a number between Min_Data = 0 and Max_Data = 64KB */
\r
161 uint8_t *xfer_buff; /*!< Pointer to transfer buffer */
\r
163 uint32_t dma_addr; /*!< 32 bits aligned transfer buffer address */
\r
165 uint32_t xfer_len; /*!< Current transfer length */
\r
167 uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer */
\r
169 }USB_OTG_EPTypeDef;
\r
173 uint8_t dev_addr ; /*!< USB device address.
\r
174 This parameter must be a number between Min_Data = 1 and Max_Data = 255 */
\r
176 uint8_t ch_num; /*!< Host channel number.
\r
177 This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
\r
179 uint8_t ep_num; /*!< Endpoint number.
\r
180 This parameter must be a number between Min_Data = 1 and Max_Data = 15 */
\r
182 uint8_t ep_is_in; /*!< Endpoint direction
\r
183 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
\r
185 uint8_t speed; /*!< USB Host speed.
\r
186 This parameter can be any value of @ref USB_Core_Speed_ */
\r
188 uint8_t do_ping; /*!< Enable or disable the use of the PING protocol for HS mode. */
\r
190 uint8_t process_ping; /*!< Execute the PING protocol for HS mode. */
\r
192 uint8_t ep_type; /*!< Endpoint Type.
\r
193 This parameter can be any value of @ref USB_EP_Type_ */
\r
195 uint16_t max_packet; /*!< Endpoint Max packet size.
\r
196 This parameter must be a number between Min_Data = 0 and Max_Data = 64KB */
\r
198 uint8_t data_pid; /*!< Initial data PID.
\r
199 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
\r
201 uint8_t *xfer_buff; /*!< Pointer to transfer buffer. */
\r
203 uint32_t xfer_len; /*!< Current transfer length. */
\r
205 uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer. */
\r
207 uint8_t toggle_in; /*!< IN transfer current toggle flag.
\r
208 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
\r
210 uint8_t toggle_out; /*!< OUT transfer current toggle flag
\r
211 This parameter must be a number between Min_Data = 0 and Max_Data = 1 */
\r
213 uint32_t dma_addr; /*!< 32 bits aligned transfer buffer address. */
\r
215 uint32_t ErrCnt; /*!< Host channel error count.*/
\r
217 USB_OTG_URBStateTypeDef urb_state; /*!< URB state.
\r
218 This parameter can be any value of @ref USB_OTG_URBStateTypeDef */
\r
220 USB_OTG_HCStateTypeDef state; /*!< Host Channel state.
\r
221 This parameter can be any value of @ref USB_OTG_HCStateTypeDef */
\r
223 }USB_OTG_HCTypeDef;
\r
225 /* Exported constants --------------------------------------------------------*/
\r
227 /** @defgroup PCD_Exported_Constants
\r
231 /** @defgroup USB_Core_Mode_
\r
234 #define USB_OTG_MODE_DEVICE 0
\r
235 #define USB_OTG_MODE_HOST 1
\r
236 #define USB_OTG_MODE_DRD 2
\r
241 /** @defgroup USB_Core_Speed_
\r
244 #define USB_OTG_SPEED_HIGH 0
\r
245 #define USB_OTG_SPEED_HIGH_IN_FULL 1
\r
246 #define USB_OTG_SPEED_LOW 2
\r
247 #define USB_OTG_SPEED_FULL 3
\r
252 /** @defgroup USB_Core_PHY_
\r
255 #define USB_OTG_ULPI_PHY 1
\r
256 #define USB_OTG_EMBEDDED_PHY 2
\r
261 /** @defgroup USB_Core_MPS_
\r
264 #define USB_OTG_HS_MAX_PACKET_SIZE 512
\r
265 #define USB_OTG_FS_MAX_PACKET_SIZE 64
\r
266 #define USB_OTG_MAX_EP0_SIZE 64
\r
271 /** @defgroup USB_Core_Phy_Frequency_
\r
274 #define DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ (0 << 1)
\r
275 #define DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ (1 << 1)
\r
276 #define DSTS_ENUMSPD_LS_PHY_6MHZ (2 << 1)
\r
277 #define DSTS_ENUMSPD_FS_PHY_48MHZ (3 << 1)
\r
282 /** @defgroup USB_CORE_Frame_Interval_
\r
285 #define DCFG_FRAME_INTERVAL_80 0
\r
286 #define DCFG_FRAME_INTERVAL_85 1
\r
287 #define DCFG_FRAME_INTERVAL_90 2
\r
288 #define DCFG_FRAME_INTERVAL_95 3
\r
293 /** @defgroup USB_EP0_MPS_
\r
296 #define DEP0CTL_MPS_64 0
\r
297 #define DEP0CTL_MPS_32 1
\r
298 #define DEP0CTL_MPS_16 2
\r
299 #define DEP0CTL_MPS_8 3
\r
304 /** @defgroup USB_EP_Speed_
\r
307 #define EP_SPEED_LOW 0
\r
308 #define EP_SPEED_FULL 1
\r
309 #define EP_SPEED_HIGH 2
\r
314 /** @defgroup USB_EP_Type_
\r
317 #define EP_TYPE_CTRL 0
\r
318 #define EP_TYPE_ISOC 1
\r
319 #define EP_TYPE_BULK 2
\r
320 #define EP_TYPE_INTR 3
\r
321 #define EP_TYPE_MSK 3
\r
326 /** @defgroup USB_STS_Defines_
\r
329 #define STS_GOUT_NAK 1
\r
330 #define STS_DATA_UPDT 2
\r
331 #define STS_XFER_COMP 3
\r
332 #define STS_SETUP_COMP 4
\r
333 #define STS_SETUP_UPDT 6
\r
338 /** @defgroup HCFG_SPEED_Defines_
\r
341 #define HCFG_30_60_MHZ 0
\r
342 #define HCFG_48_MHZ 1
\r
343 #define HCFG_6_MHZ 2
\r
348 /** @defgroup HPRT0_PRTSPD_SPEED_Defines_
\r
351 #define HPRT0_PRTSPD_HIGH_SPEED 0
\r
352 #define HPRT0_PRTSPD_FULL_SPEED 1
\r
353 #define HPRT0_PRTSPD_LOW_SPEED 2
\r
358 #define HCCHAR_CTRL 0
\r
359 #define HCCHAR_ISOC 1
\r
360 #define HCCHAR_BULK 2
\r
361 #define HCCHAR_INTR 3
\r
363 #define HC_PID_DATA0 0
\r
364 #define HC_PID_DATA2 1
\r
365 #define HC_PID_DATA1 2
\r
366 #define HC_PID_SETUP 3
\r
368 #define GRXSTS_PKTSTS_IN 2
\r
369 #define GRXSTS_PKTSTS_IN_XFER_COMP 3
\r
370 #define GRXSTS_PKTSTS_DATA_TOGGLE_ERR 5
\r
371 #define GRXSTS_PKTSTS_CH_HALTED 7
\r
373 #define USBx_PCGCCTL *(__IO uint32_t *)((uint32_t)USBx + USB_OTG_PCGCCTL_BASE)
\r
374 #define USBx_HPRT0 *(__IO uint32_t *)((uint32_t)USBx + USB_OTG_HOST_PORT_BASE)
\r
376 #define USBx_DEVICE ((USB_OTG_DeviceTypeDef *)((uint32_t )USBx + USB_OTG_DEVICE_BASE))
\r
377 #define USBx_INEP(i) ((USB_OTG_INEndpointTypeDef *)((uint32_t)USBx + USB_OTG_IN_ENDPOINT_BASE + (i)*USB_OTG_EP_REG_SIZE))
\r
378 #define USBx_OUTEP(i) ((USB_OTG_OUTEndpointTypeDef *)((uint32_t)USBx + USB_OTG_OUT_ENDPOINT_BASE + (i)*USB_OTG_EP_REG_SIZE))
\r
379 #define USBx_DFIFO(i) *(__IO uint32_t *)((uint32_t)USBx + USB_OTG_FIFO_BASE + (i) * USB_OTG_FIFO_SIZE)
\r
381 #define USBx_HOST ((USB_OTG_HostTypeDef *)((uint32_t )USBx + USB_OTG_HOST_BASE))
\r
382 #define USBx_HC(i) ((USB_OTG_HostChannelTypeDef *)((uint32_t)USBx + USB_OTG_HOST_CHANNEL_BASE + (i)*USB_OTG_HOST_CHANNEL_SIZE))
\r
384 /* Exported macro ------------------------------------------------------------*/
\r
385 #define USB_MASK_INTERRUPT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->GINTMSK &= ~(__INTERRUPT__))
\r
386 #define USB_UNMASK_INTERRUPT(__INSTANCE__, __INTERRUPT__) ((__INSTANCE__)->GINTMSK |= (__INTERRUPT__))
\r
388 #define CLEAR_IN_EP_INTR(__EPNUM__, __INTERRUPT__) (USBx_INEP(__EPNUM__)->DIEPINT = (__INTERRUPT__))
\r
389 #define CLEAR_OUT_EP_INTR(__EPNUM__, __INTERRUPT__) (USBx_OUTEP(__EPNUM__)->DOEPINT = (__INTERRUPT__))
\r
391 /* Exported functions --------------------------------------------------------*/
\r
392 HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef Init);
\r
393 HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef Init);
\r
394 HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx);
\r
395 HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx);
\r
396 HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode);
\r
397 HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed);
\r
398 HAL_StatusTypeDef USB_FlushRxFifo (USB_OTG_GlobalTypeDef *USBx);
\r
399 HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num );
\r
400 HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep);
\r
401 HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep);
\r
402 HAL_StatusTypeDef USB_ActivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep);
\r
403 HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep);
\r
404 HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma);
\r
405 HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma);
\r
406 HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma);
\r
407 void * USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len);
\r
408 HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep);
\r
409 HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep);
\r
410 HAL_StatusTypeDef USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address);
\r
411 HAL_StatusTypeDef USB_DevConnect (USB_OTG_GlobalTypeDef *USBx);
\r
412 HAL_StatusTypeDef USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx);
\r
413 HAL_StatusTypeDef USB_StopDevice(USB_OTG_GlobalTypeDef *USBx);
\r
414 HAL_StatusTypeDef USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx);
\r
415 HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup);
\r
416 uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx);
\r
417 uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx);
\r
418 uint32_t USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx);
\r
419 uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx);
\r
420 uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum);
\r
421 uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx);
\r
422 uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum);
\r
423 void USB_ClearInterrupts (USB_OTG_GlobalTypeDef *USBx, uint32_t interrupt);
\r
425 HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg);
\r
426 HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq);
\r
427 HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx);
\r
428 HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state);
\r
429 uint32_t USB_GetHostSpeed (USB_OTG_GlobalTypeDef *USBx);
\r
430 uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx);
\r
431 HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx,
\r
434 uint8_t dev_address,
\r
438 HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma);
\r
439 uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx);
\r
440 HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num);
\r
441 HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx , uint8_t ch_num);
\r
442 HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx);
\r
457 #endif /* __STM32F4xx_LL_USB_H */
\r
459 /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
\r